US008929446B1

(12) **United States Patent**
Faroudja et al.

(10) **Patent No.: US 8,929,446 B1**
(45) **Date of Patent: Jan. 6, 2015**

(54) **COMBINER PROCESSING SYSTEM AND METHOD FOR SUPPORT LAYER PROCESSING IN A BIT-RATE REDUCTION SYSTEM**

(71) Applicant: **Faroudja Enterprises Inc.**, Los Altos, CA (US)

(72) Inventors: **Yves Faroudja**, Los Altos Hills, CA (US); **Ka Lun Choi**, Los Altos, CA (US); **Xu Dong**, San Jose, CA (US)

(73) Assignee: **Faroudja Enterprises, Inc.**, Los Altos, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **14/211,932**

(22) Filed: **Mar. 14, 2014**

(51) **Int. Cl.**

H04N 7/12	(2006.01)
H04N 11/02	(2006.01)
H04N 11/04	(2006.01)
H04N 19/146	(2014.01)
H04N 19/51	(2014.01)
H04N 19/82	(2014.01)
H04N 19/43	(2014.01)
H04N 19/90	(2014.01)
H04N 19/14	(2014.01)
H04N 19/154	(2014.01)

(52) **U.S. Cl.**

CPC ... ***H04N 19/00169*** (2013.01); ***H04N 19/00745*** (2013.01); ***H04N 19/00896*** (2013.01); ***H04N 19/00509*** (2013.01); ***H04N 19/00945*** (2013.01); ***H04N 19/00157*** (2013.01); ***H04N 19/002*** (2013.01)

USPC **375/240.13**; 375/240.29

(58) **Field of Classification Search**

None

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,133,957	A	10/2000	Campbell	
2014/0037223	A1 *	2/2014	Jiang et al.	382/238

OTHER PUBLICATIONS

U.S. Appl. No. 14/212,482, filed Mar. 14, 2014, entitled, "Bidimensional Bit-Rate Reduction Processing".

* cited by examiner

Primary Examiner — Dave Czekaj
Assistant Examiner — Nam Pham
(74) *Attorney, Agent, or Firm* — Convergent Law Group LLP

(57) **ABSTRACT**

A combiner processing system and a method of operating the combiner processing system are disclosed. In one embodiment, the combiner processing system is utilized for a support layer processing in a bit-rate reduction system that separates video data into a main layer and a support layer with separated encodings for the two layers for bit-rate reduction and data transmission efficiency. Preferably, the combiner processing system for the support layer processing is capable of processing repeat patterns, small high frequency details, and textual information contained in one or more images. Furthermore, in one embodiment, the combiner processing system for the support layer processing provides a motion vector detection on a full image reconstruction, a non-linear quantization which retains both textual information and small high frequency details, utilization of full combination motion vectors, and a separate processing path for textual information with an internal bit-rate reduction unit.

17 Claims, 6 Drawing Sheets



A Combiner Processing System for Support Layer Processing